IC Validator PERC VUE Demo -Part 4
6:08
Overview of debugging a Current Density run using ICV PERC VUE.
Related Videos
In IC Validator Demos
-
Play video IC Validator PERC - Comprehensive Reliability Verification
IC Validator PERC - Comprehensive Reliability Verification
IC Validator PERC is a comprehensive robust solution for verification of reliability and ESD of modern designs. IC Validator PERC enables designers to do a broad set of complex reliability verification checks at cell, block and full chip level.
3:11
-
Play video IC Validator Workbench: Overview
IC Validator Workbench: Overview
Learn about IC Validator Workbench, a high performance hierarchical layout viewing and analysis tool. It is a companion layout analysis toll for IC Validator physical verification solution.
3:25
-
Play video IC Validator Fusion Demo: Explorer DRC and Heatmap in Fusion Compiler / IC Compiler II
IC Validator Fusion Demo: Explorer DRC and Heatmap in Fusion Compiler / IC Compiler II
Learn how to isolate key design weaknesses in early design planning and P&R stages using Explorer DRC. DRC Violation heat map to highlight a sampling of DRC across the design
2:47
-
Play video IC Validator PERC VUE Demo – Part 1
IC Validator PERC VUE Demo – Part 1
In part 1-7 part series, we describe port & switch setup using the esd_setup.rs file & demonstrate how to setup a Synopsys IC Validator PERC run using the example script found in the Synopsys IC Validator installment directory.
4:16
-
Play video ICV PERC VUE Introduction - Topology Results
ICV PERC VUE Introduction - Topology Results
Overview of debugging a Topology based run with ICV PERC.
2:59
-
Play video IC Validator PERC VUE Demo – Part 3
IC Validator PERC VUE Demo – Part 3
Overview of debugging a Topology based run with ICV PERC.
2:30
