01 - How to Accelerate DRC Checking During SoC integration

2:16

Description

Related Videos

IC Validator Explorer is an innovative technology for design verification during SoC integration, enabling designers to run DRC faster and isolate gross design weaknesses within hours instead of days.

View Less

01 - How to Accelerate DRC Checking During SoC integration

Related Videos

In Tech Talks

04 - Minimize the effect of metal fill on timing

05 - How to reduce the amount of time to fix DRCs near tapeout?

02 - How to Address Physical Signoff TAT Challenges for Today’s Advanced Node Designs

03 - How to Do On-demand Signoff DRC Checking for Custom Design Flows

01 - How to Accelerate DRC Checking During SoC integration

Share

Related Videos

In Tech Talks

04 - Minimize the effect of metal fill on timing

05 - How to reduce the amount of time to fix DRCs near tapeout?

02 - How to Address Physical Signoff TAT Challenges for Today’s Advanced Node Designs

03 - How to Do On-demand Signoff DRC Checking for Custom Design Flows

Share this video

Embed