ICV PERC VUE Introduction - Topology Results
2:59
Overview of debugging a Topology based run with ICV PERC.
Related Videos
In IC Validator Demos
-
Play video Interactive DRC Checking in Custom Compiler using IC Validator Live DRC
Interactive DRC Checking in Custom Compiler using IC Validator Live DRC
IC Validator Live DRC is an interactive DRC engine to get immediate DRC feedback while doing layout design. In this video learn how to use Live DRC in custom compiler to run DRC on-the-fly in custom compiler and debug DRC results quickly.
4:08
-
Play video IC Validator PERC VUE Demo – Part 1
IC Validator PERC VUE Demo – Part 1
In part 1-7 part series, we describe port & switch setup using the esd_setup.rs file & demonstrate how to setup a Synopsys IC Validator PERC run using the example script found in the Synopsys IC Validator installment directory.
4:16
-
Play video IC Validator PERC VUE Demo – Part 3
IC Validator PERC VUE Demo – Part 3
Overview of debugging a Topology based run with ICV PERC.
2:30
-
Play video IC Validator PERC VUE Demo -Part 4
IC Validator PERC VUE Demo -Part 4
Overview of debugging a Current Density run using ICV PERC VUE.
6:08
-
Play video IC Validator Dynamic Resource Allocation For Efficient Compute Resource Usage
IC Validator Dynamic Resource Allocation For Efficient Compute Resource Usage
The IC Validator elastic CPU feature dynamically allocates resources during an IC Validator run. The host_elastic command automatically manages resources by adding/removing hosts as per run requirement and optimizes compute resource CPU utilization.
3:13
-
Play video 03- How to run IC Validator LIVE DRC Tool using IC Compiler II GUI
03- How to run IC Validator LIVE DRC Tool using IC Compiler II GUI
IC Validator Live DRC is an interactive DRC engine to get immediate DRC feedback while doing physical implementation. In this video learn how to use Live DRC in IC Compiler II and Fusion Compiler to run DRC on-the-fly and debug DRC results quickly.
4:32
