ICV PERC VUE Introduction - Topology Results
2:59
Description
Related Videos
Overview of debugging a Topology based run with ICV PERC.
View More
View Less
2:59
Overview of debugging a Topology based run with ICV PERC.
Overview of debugging a Point-to-Point Resistance run using ICV PERC VUE.
6:31
Learn about IC Validator Workbench, a high performance hierarchical layout viewing and analysis tool. It is a companion layout analysis toll for IC Validator physical verification solution.
3:25
IC Validator Live DRC is an interactive DRC engine to get immediate DRC feedback while doing layout design. In this video learn how to use Live DRC in custom compiler to run DRC on-the-fly in custom compiler and debug DRC results quickly.
4:08
In part 1-7 part series, we describe port & switch setup using the esd_setup.rs file & demonstrate how to setup a Synopsys IC Validator PERC run using the example script found in the Synopsys IC Validator installment directory.
4:16
IC Validator PERC is a comprehensive robust solution for verification of reliability and ESD of modern designs. IC Validator PERC enables designers to do a broad set of complex reliability verification checks at cell, block and full chip level.
3:11
Overview of debugging a Topology based run with ICV PERC.
2:30